 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ST19GF34 Smartcard MCU With 34 KBytes EEPROM DATA BRIEFING ST19GF34 FEATURES: s ENHANCED 8 BIT CPU WITH EXTENDED ADDRESSING MODES s s s 4 4 USER ROM WITH PARTITIONING 56 K BYTES OF SYSTEM ROM 1984BYTES OF USER RAM WITH PARTITIONING 34 K BYTES OF USER EEPROM WITH PARTITIONING - Highly reliable CMOS EEPROM submicron technology - 10 years data retention - 100,000 Erase/Write cycles endurance - Separate Write and Erase cycles for fast "1" programming - 1 to 64 bytes Erase or Program - Full support of GSM Toolkit and Javacard implementation SECURITY FIREWALLS FOR MEMORIES VERY HIGH SECURITY FEATURES INCLUDING EEPROM FLASH PROGRAM 8 BIT TIMER WITH INTERRUPT CAPABILITY 2 SERIAL ACCESS, ISO 7816-3 COMPATIBLE 3V 10% or 5V 10% SUPPLY VOLTAGE POWER SAVING STANDBY MODE CONTACT ASSIGNMENT COMPATIBLE ISO 7816-2 ESD PROTECTION GREATER THAN 5000V 4 4 s Micromodule (D4) s s Wafer s s s s s s October 1999 This is Brief Data from STMicroelectronics. Details are subject to change without notice. For complete data, please contact your nearest Sales Office or SmartCard Products Divison, Rousset, France. Fax: (+33) 4 42 25 87 29 1/2 ST19GF34 HARDWARE DESCRIPTION The ST19GF34, a member of the ST19 device family, is a serial access microcontroller especially designed for very large volume and cost competitive secure portable objects. The ST19GF34 is based on a STMicroelectronics 8 bit CPU core including on-chip memories: 1984 Bytes of RAM, 56 K Bytes of USER ROM and 34 K Bytes of EEPROM. RAM, ROM and EEPROM memories can be configured into partitions. Access rules from any memory partition to another partition are setup by the user defined Memory Access Control Logic. It is manufactured using the highly reliable ST technology. As all other ST19 family members, it is fully compatible with the ISO standards for Smartcard applications. SOFTWARE DESCRIPTION Software development and firmware (ROM code/ options) generation are completed by the ST16-19 HDSE development system. Figure 1. Block Diagram USER ROM RAM EEPROM 1984 Bytes 34 K Bytes 56 K Bytes SYSTEM ROM MEMORY ACCESS FIREWALL SYSTEM ROM FIREWALL INTERNAL BUS CLOCK GENERATOR MODULE 8 BIT TIMER SECURITY ADMINISTRATOR UNPREDICTABLE NUMBER GENERATOR 8 BIT CPU SERIAL I/O INTERFACE CLK RESET Vcc GND I/O SCP 101b/DS 2/2 |
Price & Availability of ST19GF34
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |